Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

PHYs for HDMI RX, DisplayPort TX

Altera_Forum
Honored Contributor II
‎01-04-2018 12:13 AM
1,012 Views

Using an Arria 10 SoC for HDMI inputs and DisplayPort outputs. We are planning to use Altera's IP cores. 

 

Is it possible to use only 4 PHY channels, with the HDMI connected to the RX pins, and DisplayPort connected to TX pins? Or do the two protocols need to have their own separate PHY channels? 

 

Regards, 

Jason
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.