PLL Frequency Dynamic reconfiguration - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

PLL Frequency Dynamic reconfiguration

471 Views

Hi

I want use the PLL Dynamic reconfiguration，could you help to provide a demo?

Thanks

Ted

Link Copied

2 Replies

369 Views

Hi Ted ,

Kindly find the below link

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an661.pdf

For the pll dynamic reconfiguration example

Copy link

369 Views

Hi Rsree

Thans a lot!

Ted

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.