Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18488 Discussions

PLL phase shift does not work

EBoln
New Contributor I
389 Views

The following system is available:

- PLL - 1 ref_clk, 2 clk_out (1x and 10x ref_clk)

- FSM which searches for a sequence in the input, if it does not find it, performs a phase shift of one of the output frequencies (bit-slip (1x) and "center-aligned" (10x))

 

The problem is that you can see how the 10x shift is performed, but the 1x shift does not occur.

c0 - 1x ref_clk

c1 - 10x ref_clk

 

shift.pngThe signals, as can be seen from the figure, are set correctly (according to pdf)

 

So what prevents us from working so we want to?

 

0 Kudos
5 Replies
SreekumarR_G_Intel
123 Views

Hello,

Can you share the design files to check further ?

 

Thank you ,

 

Regards,

Sree

EBoln
New Contributor I
123 Views

which part? I can send FSM, which performs a phase shift

SreekumarR_G_Intel
123 Views

can you send me the .qar file (archive file for all the files ) which help me to understand ?

SreekumarR_G_Intel
123 Views

Can I close the case or kindly let me know how i can help you further ?

 

Thank you ,

 

Regards,

Sree

EBoln
New Contributor I
123 Views
Reply