Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19087 Discussions

Pin Mapping queries on Max V

RajeshKaliyapermal
147 Views

Hi Team,

 

We are trying to migrate our Design from Max II to Max V CPLD in our application.

1) Could you explain how the existing source code has to be used completely ? What are the things to be considered while doing this Design change ?

2) Can the Digital Output pin be used for generating a clock of 14.745 MHz for Microcontroller?

3) Link for Example codes for Interfaces like UART,SPI. What is the maximum frequency at which SPI can be generated ?

 

Regards,

Rajesh

0 Kudos
2 Replies
Ash_R_Intel
Employee
135 Views

Hi,

1) For source code migration, you need to re-synthesize the design in Quartus version supporting MAX V. https://www.intel.in/content/www/in/en/programmable/downloads/download-center.html#

2) Refer following link for the maximum frequency that can be achieved based on your device and IO standard selection: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-v/max5_handbook.pdf#...

Your requirement of 14 MHz can be met.

3) There are several design application notes available. Refer https://www.intel.in/content/www/in/en/programmable/products/cpld/max-series/max-v/support.html.

Once you create a new project and select a MAX V device, supported IPs can be also be found in Quartus IP catalog.

 

Regards.


Ash_R_Intel
Employee
35 Views

We do not receive any response from you to the previous answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you


Reply