Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20875 Discussions

Platform Designer base address

MK_ABQ
New Contributor II
565 Views

Hello,

I have a basic question on the base address/end address mentioned in Platform Designer. 


What is the meaning of "Base" and "End" in this picture below?.  For NIOS, Platform designer has assigned base as "0x0001_0800" and End as "0x0001_0fff". What does this imply?. 

MK_ABQ_0-1686216880780.png

I am thinking that it creates a memory as follows. Is my understanding correct?

MK_ABQ_1-1686217061769.png

 

Labels (1)
0 Kudos
2 Replies
sstrell
Honored Contributor III
541 Views

Base address is editable and represents the offset in the address space for the host accessing this agent.  It's not clear what host is connected to the debug_mem_slave agent in your screenshot, but whatever it is, it will start accessing this agent starting at address 0x10800 (instead of at 0x0).  The end address is not editable.  It is automatically determined based on the addressable space of the agent, so as you note, this is at address 0x10fff.

The tool automatically fills in a base address if you don't enter it manually.  You can automate this to avoid overlapping address ranges using Assign Base Addresses from the System menu.  If you want to use a combination of manual and automatically assigned addresses, set a base address, then click the little lock icon.  The select Assign Base Addresses.

0 Kudos
ShengN_Intel
Employee
531 Views

Hi,


This document https://www.intel.com/content/www/us/en/docs/programmable/683609/22-1/64-bit-addressing-support.html probably can help you out.


Thanks,

Best Regards,

Sheng


0 Kudos
Reply