Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18493 Discussions

Platform Designer bug: AXI4-Lite Slave interconnection to AXI4 Master

adrianf0
Beginner
515 Views

According to the Platform designer documentation, the AMBA 4 AXI-Lite slave can be interconnected to AXI4 master. However, in such a case, rlast signal is not generated. The problem seems to be related to altera_merlin_bust_uncompressor module which seems to have issue with Burst=1 (AXI-Lite). One can see in the enclosed waveform from SignalTap, that source_endofpacket strobe is never generated as assignment:

assign source_endofpacket = sink_endofpacket & last_packet_beat;

is never true in the waveform.

 

SignalTAp.png

0 Kudos
2 Replies
GuaBin_N_Intel
Employee
111 Views
Are you using burst or single transfer ?There is some requirement when using AMBA4 AXI-Lite slave https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qps-platform-designer..., 3.13.5.1.
adrianf0
Beginner
111 Views

Hi @GNg​ , no I don't use bust transfer: according to AXI4-Lite spec all transactions are burst length of 1.

Reply