PowerSOC device P/N EN6362QI Package Outline Drawing Request

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

PowerSOC device P/N EN6362QI Package Outline Drawing Request

1,190 Views

I'm having some trouble locating the Device Package Outline Drawing for Altera P/N EN6362QI PowerSOC (56-Pin QFN). The mechanical information in the datasheet is not complete. Specifically the dimensions for the bottom pads is missing.

I've been able to locate the outline drawings for the FPGA's but could not find the outline drawing for the EN6362QI in that area of the Altera website.

Any help would be greatly appreciated.

Thanks,

/ed

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.