Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19194 Discussions

Premier support ID: 00283537, Subject: Max 10 LVDS Deserializer decoding not stable.

rienk_dejong
Novice
982 Views
 
0 Kudos
3 Replies
Rahul_S_Intel1
Employee
216 Views

Hi Rienk,

Gone through your SR and found the issue is because of two pins toggling. May I know, is there any option to do a loop back testing

 

rienk_dejong
Novice
216 Views

Hi RSree,

Thanks for the looking at the SR.

Unfortunately there is no possibility to do a loop-back test. The inputs are routed to a special 0.2 mm pitch flex connector and I only have custom flex ridged sensor PCB's that connect to it.

Can you tell me witch pins you thing are the issue?

Rahul_S_Intel1
Employee
216 Views

Hi Rienk,

As the generic steps for debugging is provided in the SR, let me know you required any additional steps for debugging or you can provide the latest update about the case.

Regards,

RS​

Reply