Showing results for 
Search instead for 
Did you mean: 
Valued Contributor III

Problem with ALTGX - rx_dataout drifting

Hi all. 


I have a problem with ALTGX core in Arria II GX. 

I configure it in 8-bit mode (receiver + transmitter) and manual word alignment mode. Then, i'm try to model it in Modelsim. 


When i enable serial loopback option, receiver work properly - it fine sync'd and transmit/receive data (counter). 


But. When i try to send data to receiver manually (by testbench), the rx_dataout port have "drift". It circullary shifts left with some period. I can't understand - why?
0 Kudos
1 Reply
Valued Contributor III

Re: Problem with ALTGX - rx_dataout drifting


The problem was been in testbench: 

1. ALTGX transceivers was clocked from ref PLL. 

2. Checker logic in testbench was clocked from another PLL (or from generated clock). 

3. At simulation time, the phase calculation error occured thah result in incorrect latching of ALTGX_RX output in checker logic. 


I solved this problem by clocking all testbench components from one PLL. 

In addition, this incorrect behavior also arise at some input frequencies on PLL.
0 Kudos