Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20693 Discussions

Problems during project building

Altera_Forum
Honored Contributor II
‎02-02-2010 04:46 PM
961 Views

Hello there, 

 

i get a problem while i try to build the project. The following one appears: 

 

make: *** No rule to make target `S:/altera/quartus/1024bits', needed by `/cygdrive/s/altera/quartus/1024bits/Debug/system_description/../obj/generated_app.mk-t'. Stop. 

 

Can anyone help me and say what i have to configure in the Nios II IDE v.9.1?  

 

Thanks!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-02-2010 08:19 PM
263 Views

I don't believe that the makefile understands "S:" you should try replacing that with /cygdrive/s/. Also verify there are no spaces in the directory names and that the directory actually exists.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.