Pseudo Open-Drain 1.35V support - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Pseudo Open-Drain 1.35V support

1,913 Views

Does anyone know if any of the Altera devices support a POD 1.35V I/O standard? I'm looking to hook up a GDDR6 interface for prototyping. Thanks!

Link Copied

1 Reply

861 Views

Hi,

I am sorry but latest Altera FPGA like Arria 10 and Stratix 10 only support POD12 which is the IO standard used for DDR4 only.

Thanks.

Regards,

spdl2001

(This message was posted on behalf of Intel Corporation)

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.