Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

QSPI slave interface in Cyclone10LP

MS
Novice
‎03-28-2019 01:27 PM
888 Views

Hi,

 

in Cyclone10LP I need to implement a QSPI interface to a host MCU (ie. MCU is master, FPGA behaves as slave).

Is there a ready made IP-Core available by Intel?

 

With the IP-Finder I've got https://www.intel.com/content/www/us/en/programmable/solutions/partners/partner-profile/digital-core-design/ip/dqspi---serial-peripheral-interface-master-slave-with-single--dual-and-quad-spi-bus-support.html as a result. In the docs I'm getting pointed to the Gerneric Serial Flash Interface (https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-gen-sfi.pdf) which seems to not support the slave mode.

 

Any hints are welcome.

 

0 Kudos

Link Copied

1 Reply
GuaBin_N_Intel
Employee
‎04-01-2019 05:17 AM
525 Views
There is no slave based QSPI from IP catalog https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_embedded_ip.pdf. This DSPI IP is developed by 3rd party https://dcd.pl/workspace/documentation/alt/dqspi_ds.pdf where you can contact directly them to find out more details you needed.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.