- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
How do I get QSYS to stop generating Verilog and start generating VHDL code for my system module. Under the Generation tab I keep selecting VHDL but Somehow it keeps spitting out verilog. Grr..
ThanksLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Stepmother Altera doesn't love her VHDL-children as much ...
Altera effectively has turned to using Verilog and System-Verilog and Qsys only generates (System-)Verilog for Altera supplied IP (Avalon components) and connects everything together with Verilog.(System-) Unless you want to simulate the Qsys design, this shouldn't pose a problem (I learned to live with it, as beggars can't be choosers).
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page