Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Qsys

Elyouss
Beginner
765 Views

Hi everyone ! 

Firstly, I hope that you are having a good day. In a second time,

I have a DE0 board from Altera and I want to display on an oscilloscope a clock signal from a pin output on the board's expansion header (it's the PIN R16 I think). The output clock have to be a multiplication of the input frequency by using a PLL and the input signal would be coming from the board's oscillator crystal with a frequency of 20 MHz. For this, I'm using Qsys from QuartusII Web Edition. I wanted to know if these component are sufficient to accomplish my project. I want to know too if the locked, areset and phasedone conduit are necessary for the project and if it's the case how to connect them. And to finish, if the Avalon_MM_Master is really useful here.

here's the picture of my model : 

Elyouss_4-1656680197086.png

 

and the picture of my pin planner :

Elyouss_5-1656680247922.png

and the zoomed version : 

Elyouss_6-1656680296940.png

 

 

and the picture of my .bdf where we can see that I don't know how to connect all the exported conduit  

 

 

 

Elyouss_8-1656680380203.png

 

 

thanks in advance for the replies,

Best regards

 

0 Kudos
1 Solution
RichardTanSY_Intel
693 Views

I believe the community have answered your inquiries, do you need further help in regards to this case?


View solution in original post

0 Kudos
7 Replies
jozephka99
New Contributor II
755 Views

You don't need locked, areset and phasedone conduit signals. You don't need on chip memory and avalon master either. You just need basic pll with your configuration. Connect clock in signal to pll and export the pll output signal and connect it in pin planner. Don't forget entering the input clock's frequency and set the pll frequencies correctly.

The things you have done seem to be ok but you didn't upload the port mappings in code. If you don't connect the pll's output to the entity's output signal it doesn't work.

0 Kudos
Elyouss
Beginner
747 Views

thanks for your reply ! So I need to add a .vhd file where I have to inform the port map ? Or I have to use the HDL file that have been generated by quartus II ? 

0 Kudos
sstrell
Honored Contributor III
738 Views

OP is using a schematic instead of HDL code, so what you mention about the output connection is handled there.

This should work fine.

0 Kudos
Elyouss
Beginner
703 Views

ok thank you very much for your reply ! 

0 Kudos
RichardTanSY_Intel
694 Views

I believe the community have answered your inquiries, do you need further help in regards to this case?


0 Kudos
Elyouss
Beginner
685 Views
0 Kudos
RichardTanSY_Intel
675 Views

With that, I will now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Best Regards,

Richard Tan


p/s: If any answer from the community or Intel support are helpful, please feel free to give Kudos and select the best solution. 


0 Kudos
Reply