Quartus Support for Post Route Simulations

[MK_ABQ]

Hello,

Is there an option to run post route simulations (also known as timing simulations) in Quartus?

Thanks,

MK

[sstrell · Accepted solution]

If you mean a post-fit timing analysis, then yes, but I presume you are referring to a true gate-level simulation.  This was possible in the past, but newer larger devices have made it such that it's usually impractical to do this (hours or days to run the sim), so gate-level simulation models are not provided.  The combination of a functional simulation and timing analysis is usually considered sufficient for verification.

[RichardTanSY_Intel]

Additionally, timing simulation is not supported for Arria V, Cyclone V, Stratix V, and newer families. If your device does not support timing simulation, use the Timing Analyzer rather than gate-level timing simulation.

Gate-level timing simulation is supported only for the Arria II GX/GZ, Cyclone IV, MAX II, MAX V, and Stratix IV device families.

Reference: https://www.intel.com/content/www/us/en/docs/programmable/683080/22-1/simulation-levels.html

Best Regards,

Richard Tan

p/s: If you find any answers from the community or Intel Support to be helpful, we encourage you to mark them as the best answer or rate them 4/5 in the survey.

[RichardTanSY_Intel]

Thank you for acknowledging the solution provided. I'm glad to hear that your question has been addressed.

Now, I will transition this thread to community support. If you have any further questions or concerns, please don't hesitate to reach out.

Thank you and have a great day!

Best Regards,

Richard Tan