Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19335 Discussions

Quartus analysis and synthesis error

AnaTyagi
Beginner
188 Views

Whenever I try to compile my schematic there us an error stating "can't elaborate top-level user hierarchy." 

AnaTyagi_0-1601167827216.png

 

0 Kudos
3 Replies
Kenny_Tan
Moderator
173 Views

You may need to go to Quartus -> files -> right click the files -> set as top level entities


Kenny_Tan
Moderator
161 Views

We do not receive any response from you to the previous answer that we have provided. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


sstrell
Honored Contributor III
158 Views

You can expand the Messages window to get more detail on why the error occurred.  It's not clear from the picture why it might have happened, but the Messages window (scrolling up) would help.

Reply