Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20703 Discussions

RISC-V implementations (PicoRV32)

Altera_Forum
Honored Contributor II
‎03-28-2017 06:22 PM
2,779 Views

Has anyone implemented PicoRV32 implementation of RISC-V yet? If so, looking for your feedback before my lab partner and I embark on working with it. The target board we have is a simple DE2-115. 

 

 

The source is from https://github.com/cliffordwolf/picorv32 

I'll leave this thread as an opener and follow up in a few weeks with our findings if any....
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-02-2017 11:25 PM
1,262 Views

As a follow up for RISC-V, we chose to work with VectorBlox ORCA, since it comes with both Avalon and AMBA AXI interfaces. 

 

For any interested, their GitHub is here with toolchain git submodules included: 

https://github.com/vectorblox/orca
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.