Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20867 Discussions

Reading INIT_DONE internally

SBuhr
Novice
481 Views

I noticed that the user logic already starts running before INIT_DONE is asserted (about 1 us). But for example the AS_DATA Pins are controlled by user logic only after INIT_DONE was asserted.

 

So for using the SPI-Interface (/AS_DATA Pins) I have to wait until INIT_DONE is asserted.

Is there a way to check INIT_DONE internally? (as the pcb is already routed...)

 

I´m using Cyclone V GX 5.

 

0 Kudos
2 Replies
NurAiman_M_Intel
Employee
406 Views

Hi,

 

Thank you for contacting Intel community.

 

Sorry but there is no way to access INIT_DONE internally. Please refer to our KDB and pin connection guidelines:

 

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd03262010_335.html

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone-v/pcg-01014.pdf

 

Thank you.

 

Regards,

Aiman

0 Kudos
SBuhr
Novice
406 Views
OK, thanks for the information + link! Regards, Simon
0 Kudos
Reply