Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21600 Discussions

Real worth & Simulation has big mismatch.

Altera_Forum
Honored Contributor II
‎02-22-2010 05:15 AM
1,449 Views

Hey again kind folks of Alteraland, 

 

The design I'm working on has a timing simulation delay of 10ns. However, when it's implemented, the pins of the FPGA is producing an output that has a delay of 6 microseconds. What is a good process of debugging this problem? I have no experience of debugging this problem as I can't hook up a probe in the FPGA chip. 

 

Thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-22-2010 06:04 AM
455 Views

There is no hardware in a FPGA, that could produce a microsecond range delay on its own, except for a huge capacitive pin load, or a moderate load with an open drain output. You may want to describe your test setup more detailed.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.