Reg., DPCLK pins in MAX 10 FPGA - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Reg., DPCLK pins in MAX 10 FPGA

1,279 Views

Dear sir,

Can I use DPCLK pin as user output pin in MAX 10 FPGA.

We are using 10M08DCU324 FPGA in our design

Kindly respond to this mail.

Regards,

Thulasi

Link Copied

1 Reply

333 Views

Hi,

Yes, you can use. Refer the Intel MAX 10 FPGA Device Family Pin Connection Guidelines,

https://www.altera.com/documentation/luo1479889762304.html

https://www.altera.com/support/literature/lit-dp.html?1

Best Regards

Vikas Jathar

(This message was posted on behalf of Intel Corporation)

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.