Community
cancel
Showing results for 
Search instead for 
Did you mean: 
YSuzu21
New Contributor I
213 Views

Remote System Upgrade for MAX 10 FPGA

Jump to solution

「AN 741: Remote System Upgrade for MAX 10 FPGA Devices over UART

with the Nios II Processor」の「Figure 1. Reference Design Block Diagram」では、NiosⅡを使用してDual Configuration IP Core を制御しておりますが、、NiosⅡとDual Configuration IP CoreのCLK周波数はちがってもよろしいですか。

使用しているFPGAは、10M16SCE144C8Gです。

​NiosⅡのCLK = 50MHz Dual Configuration IP CoreのCLK = 40MHz

0 Kudos
1 Solution
YSuzu21
New Contributor I
99 Views
2 Replies
ShafiqY_Intel
Employee
99 Views

Hi YSuzu21,

 

We use the same clock for NIOS II and Dual Configuration IP.

we use similar PLL output to these NIOS II IP and Dual Configuration IP:

 

RSU max 10 refdeg.JPG

 

Cheers

 

 

YSuzu21
New Contributor I
100 Views
Reply