Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.
19679 Discussions

SPI Slave to Avalon Master Bridge Design Example - no qsys file in zip?

Altera_Forum
Honored Contributor II
931 Views

Hi,  

 

I want to modify the SPI Slave to Avalon Master Bridge Design Example for a DE1-soc board, which is located here: 

 

https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios... 

 

(https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios...

There is no .qsys file in the .zip?  

 

Thanks
0 Kudos
0 Replies
Reply