Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

STRATIX10 Configuration time

Altera_Forum
Honored Contributor II
1,042 Views

Hi, 

 

I'm planning to use the STRAIX 10 GX 2800 (H-Tile) FPGA. 

I have a question regarding the ASx4 & SD configuration time (there are a few contradictions in the data sheet). 

 

The dataseet (see Table 87) states the the configuration times for when the internal clock rate is between 170-230MHz, 

But if you look at Table 80 and Table 83, you see that AS clock and SD clock can only reach 133MHz and 50MHz max, respectively. 

Given this, how can i calculate what will be the configuration time? 

 

Thanks in advance, 

Guy.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
305 Views

Hello, the AS clock and the SD clock (133MHz, 50Mhz) are the clock provided to the external flash (EPCQ and SDCard). Meanwhile, the SDM block in Stratix 10 requires a separate clock to itself (it can be an internal oscillator or dedicated external clock of 250MHz) 

 

Therefore, both of these will impact the configuration time. Currently configuration using AS is faster than SDMMC in all circumstances
0 Kudos
Reply