Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18511 Discussions

SignalTap problem.

EEren
Beginner
220 Views

FPGA (MAX10) connected to a microcontroller board. If I disconnect the board SignalTap runs good. If I connect the board back - SignalTap starts and immediately writes - Invalid JTAG configuration.

Obviously the microcontroller board affects a SignalTap work.

I checked with a scope all JTAG pins and all configuration pins during SignalTap run - seems all good, no spikes, no problems on pins .

What can cause the problem?

0 Kudos
4 Replies
ShafiqY_Intel
Employee
114 Views

Hi EEren,

 

Can you try jtagconfig command when Max 10 connected to microcontroller board?

 

(open Command Prompt ---> go to Quartus directory <Quartus installation directory>intelFPGA\18.1\quartus\bin64> ---> run jtagconfig)

 

Please send me he screenshot of the result.

 

 

Thanks

EEren
Beginner
114 Views

The problem was CFG_DONE pin. It was connected to CPU pin configured as output. I don't know why but this pin affects Signal Tap flow.

ShafiqY_Intel
Employee
114 Views

Hi EEren,

 

Have you able to solve this CFG_DONE pin issue?

Any solution you can share to community here?

 

Thanks

EEren
Beginner
114 Views

I just configured this pin as input on the CPU side.

Reply