Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

Starbleed on Intel FPGA possible?

SBuhr
Novice
650 Views

Hi,

 

some researches made public some vulnerabilty of FPGAs of another company than Intel:

https://www.usenix.org/system/files/sec20fall_ender_prepub.pdf

 

The important part are the following sentences:

"We identified two roots leading to the attacks. First, the de-crypted bitstream data are interpreted by the configuration logic before the HMAC validates them. Second, the HMAC key is stored inside the encrypted bitstream."

 

What´s about Intel FPGAs? Can anyone tell if one of the above mentioned weaknesses can be found in any Intel FPGA?

0 Kudos
1 Solution
Hazlina_R_Intel
Moderator
589 Views

Hi,

My name is Hazlina and I am the senior manager of the applications engineering team supporting this forums. I appreciate your question, but unfortunately we are not in liberty to discuss on our FPGA chip-level/architecture implementation w.r.t. to security feature especially in comparison to our competitor products.

 

We are happy to address if you have any implementation challenges that we can help you with. Let us know if you have any?

 

Otherwise, below is the collateral that explained on the high level on our most advance security feature available with Stratix 10:

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01252-secure-device-manager-for-fpga-soc-security.pdf

 

Thanks.

View solution in original post

1 Reply
Hazlina_R_Intel
Moderator
590 Views

Hi,

My name is Hazlina and I am the senior manager of the applications engineering team supporting this forums. I appreciate your question, but unfortunately we are not in liberty to discuss on our FPGA chip-level/architecture implementation w.r.t. to security feature especially in comparison to our competitor products.

 

We are happy to address if you have any implementation challenges that we can help you with. Let us know if you have any?

 

Otherwise, below is the collateral that explained on the high level on our most advance security feature available with Stratix 10:

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01252-secure-device-manager-for-fpga-soc-security.pdf

 

Thanks.

Reply