Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
19989 Discussions

Stratix 10 DX Production board is missing ALL examples design files

eolse
Beginner
169 Views

The Stratix 10 DX PRODUCTION development board is missing ALL the example files.  This is making it very difficult to use the board test program.  There are many conflicts, from the device files, to the Quartus version, to the Empirion VID settings, etc.  

 

I cannot download a single SOF file to the board, as it complains aboout my PMBus address settings.  Does anybody know what I'm doing wrong?

 

Here's the error:

Info(16677): Loading synthesized database.
Info(16678): Successfully loaded synthesized database: elapsed time is 00:00:00.
Info(16677): Loading final database.
Info(16678): Successfully loaded final database: elapsed time is 00:00:00.
Info(19848): Regular SEU info => 105 sector(s), 8 thread(s), 31500 interval time in microsecond(s)
Info(19848): IO hash is BB750EB97D4B609970D98035AA815B7E2BD7D5F68F14829805A8E595293B9B19
Info(19848): Keyed hash is 24475034D7B2293984104136B524F8B810370248669C06141D350D29760E96F1
Info(19848): Design hash is 603524EF607B41F47C89B1D3C941A195F33E399B73DF8359B05F0ECE5E812208
Info(19848): IO hash is BB750EB97D4B609970D98035AA815B7E2BD7D5F68F14829805A8E595293B9B19
Info(19848): Keyed hash is 9B2E2027B3461CC6203BBA88832337376CAAA6E5A8CA3583A64791119B55DAF9
Info(19848): Regular SEU info => 105 sector(s), 8 thread(s), 31500 interval time in microsecond(s)
Info(19848): IO hash is BB750EB97D4B609970D98035AA815B7E2BD7D5F68F14829805A8E595293B9B19
Info(19848): Keyed hash is 24475034D7B2293984104136B524F8B810370248669C06141D350D29760E96F1
Info(19848): Design hash is 603524EF607B41F47C89B1D3C941A195F33E399B73DF8359B05F0ECE5E812208
Info(19848): IO hash is BB750EB97D4B609970D98035AA815B7E2BD7D5F68F14829805A8E595293B9B19
Info(19848): Keyed hash is 9B2E2027B3461CC6203BBA88832337376CAAA6E5A8CA3583A64791119B55DAF9
Info(16677): Loading final database.
Info(16734): Loading "final" snapshot for partition "root_partition".
Info(16734): Loading "final" snapshot for partition "auto_fab_0".
Info(16678): Successfully loaded final database: elapsed time is 00:00:01.
Info(209060): Started Programmer operation at Sun Apr 10 10:02:46 2022
Info(18942): Configuring device index 2
Error(18950): Device has stopped receiving configuration data
Error(18948): Error message received from device: External hardware access error. (Subcode 0x0032, Info 0x00200008, Location 0x00001800)
Error(22248): Detected a PMBUS error during configuration. Potential errors: VID setting is incorrect in the Intel Quartus Prime project. The target device fails to communicate to a smart regulator or PMBUS master on a board.
Error(209012): Operation failed
Info(209061): Ended Programmer operation at Sun Apr 10 10:02:55 2022

 

 

I've tried so many combinations of VID setting, and recompiled the examples under several different versions of Quartus, but keep getting this error!  I find this un-acceptable for a development board that is costing this much.

0 Kudos
1 Reply
eolse
Beginner
142 Views

The solution to my own problem is: 

Use Quartus Version 19.4 to download .sof files to the Stratix 10 DX board, NOT Quartus version 19.3 which is indicated by the board design file examples.  It appears the Quartus Version 19.4 has the ".01" patch that fixes the programmer, so now the Quartus programmer can be trained to recognize the correct JTAG device chain.  The user must auto detect the chain first.  Then select a generic Stratix 10 DX part that most closely matches the development board part.  IN my case, it will be the 1SD280PT2.

 

Then, press "add file" using the desired .sof file.  Another device will appear, which is the device contained within the .sof file.  Then delete the generic 1SD280PT2 part and make sure the correct .sof placed part (i.e., 1SD280PT2F55) is in the place of the generic part you indicated before.  This is best way to accommodate any changes to the part details you may be supporting.   

 

Stratix 10 DX JTAG device chain in programmer.png

 

The .sof file should download.  This procedure was tested so far with Ver 19.3, Version 19.4, and Version 21.4.  Only Version 19.4 works of these three tested.  In my case, using Version 19.4, the critical VID settings were defaulted to a state that works.  

 

Here are the VID settings that work with my Stratix 10 DX PRODUCTION development board:

 

VID settings for Ver 19.4.png

Reply