Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20642 Discussions

Stratix 10 Transceiver IP Data rate - CDR ref clock relation

SK_VA
Beginner
455 Views

Hi,

What is the mathematical relationship between the transceiver PHY data rate and CDR reference clock frequency.

 

When I specify the data rate in the PHY IP,In RX-PMA tab for CDR reference clock frequency it lists the permissible CDR ref clocks.

 

I would like to know this relation.

 

Is there a way to know the supported data rates for a particular CDR reference clock frequency?

 

 

 

 

 

0 Kudos
1 Reply
CheePin_C_Intel
Employee
289 Views

Hi,

 

As I understand it, you would like to ask about the data rate and CDR refclk. It is recommended for you to use the Native PHY, set your target data rate and then you will find the supported refclk frequency for that data rate under the drop down list. There is no specific equation available in the documentation to relate the refclk and data rate. However, as I understand it at high level, there are a number of counters and blocks in between which determine the supported values. Those values under the drop down list are verified valid by Factory.

0 Kudos
Reply