Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20641 Discussions

Stratix V 5SGXMA3K3F40C4 IHS sealant

LH12
Employee
494 Views

We're planning to use Stratix V, 5SGXMA3K3F40C4, in extreme environment.

Question : Is the sealant between the IHS/lid and the die/substrate hermetically sealed?

 

thx 

0 Kudos
5 Replies
AminT_Intel
Employee
476 Views

Hello,

 

May I know what kind of extreme environment you meant? Can you give us some examples? We will check this with our internal team and get back to you the soonest.

 

Thank you.

0 Kudos
LH12
Employee
464 Views

We'll be using it vacuum and it requires low outgassing property. If you have spec on the FPGA outgassing parameters that will be helpful

 

thx 

0 Kudos
AminT_Intel
Employee
458 Views

Hello,

 

Thank you for the update. I am in contact with internal team and we will get back to you the soonest.

 

Thanks

0 Kudos
AminT_Intel
Employee
446 Views

Hello,

 

Thank you for your patience. Stratix V with OPN 5SGXMA3K3F40C4 is not hermetically sealed. I hope this answer your inquiries.

 

Thank you.

0 Kudos
AminT_Intel
Employee
425 Views

We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

0 Kudos
Reply