- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hey,
I would like to know what is the design purpose of the On-Chip Memory,Jtag Uart and System ID. I added them in QSYS tool and I want to be sure about them.
Thank you.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
On-chip memory is memory. You can store data on the FPGA in a memory array just like external memory.
The JTAG UART is usually used with a processor, like the Nios soft processor, for serial communications, such as an ASCII interface for communicating with the processor (printf for example) over JTAG.
The system ID component is also usually used with a processor to link the code written for the design with the hardware it was written for. If the system ID in hardware is different from the system ID in compiled code, the code can't run in the existing hardware system design.
#iwork4intel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you.
just to be sure about the On-chip memory, The compiled code translated to an ELF file . When I run the code, the ELF file just being downloading to the On-chip memory and operates the target processor (like Nios)?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page