The performance of FPGA is not the same when I download the sof file into the FPGA - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

The performance of FPGA is not the same when I download the sof file into the FPGA

951 Views

The performance of FPGA is not the same when I download the sof file into the FPGA for some times. In my project, I have done a module which create a reset signal for 1 second, I think the time is enough. I have constraint the all clock and the fault path. The timequest is passed.

Link Copied

1 Reply

206 Views

Could you explain a bit more?

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.