Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

Tiger Lake UP3 PCH close usb3.0

xhply
Beginner
‎05-24-2022 01:32 AM
350 Views
 

tiger lake platforms, PCH uses Intel® 500 Series Chipset Family，the usb mapping is as follows

question : how to turn off usb3.0 only and keep usb2.0  in os system.

UP3_HSIO 0 1 2 3            
功能1
（6个控制器）		 PCIE X1 PCIE X1 PCIE X1 PCIE X1            
PCIE X2 PCIE X2            
PCIE X4            
功能2 USB 3.0 USB 3.0 USB 3.0 USB 3.0            
分配 USB HUB USB HUB 5G 4G/5G            
备注 　 　 　 　            
                       
                       
UP3_USB2 1 2 3 4 5 6 7 8 9 10
功能 USB 2.0 USB 2.0 USB 2.0 USB 2.0 USB 2.0 USB 2.0 USB 2.0 USB 2.0 USB 2.0 USB 2.0
分配 NC NC 4G/5G NC NC USB HUB USB HUB XR21V1410 XR21V1410 NC
备注 　 　 　 　 　 　 　 usb to uart 　

 

0 Kudos

Link Copied

2 Replies
Kenny_Tan
Moderator
‎05-24-2022 09:56 PM
330 Views

Hi,


If this related to FPGA question?


Thanks


0 Kudos
Copy link
Kenny_Tan
Moderator
‎06-08-2022 06:13 PM
303 Views

Since there are no reply, we would assume this is not FPGA question.


Thanks


0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.