Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

TimeQuest analyzer

Altera_Forum
Honored Contributor II
‎11-06-2013 09:18 PM
948 Views

Hi, 

 

I generated a PLL and added it to my design. it passed simulation. 

 

The problem is, that when i want to put a constraint on my design, the "Create Clock" tool doesn't recognize my PLL clk (c0), as a clock, so i can't put a constarint on it. 

 

Any idea? 

 

Thanks in advance, 

 

David.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-06-2013 09:37 PM
206 Views

Add the following to your .sdc file 

 

# PLL clocks derive_pll_clocks  

 

Cheers, 

Dave
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.