Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
19674 Discussions

Timing Error with RGMII Ethernet on CycloneV SoC

Altera_Forum
Honored Contributor II
936 Views

http://www.alteraforum.com/forum/attachment.php?attachmentid=11567&stc=1 Hi. I'm "motto" of Altera beginner. 

I want to solve the timing error message. 

 

 

Design : Cyclone V RGMII Example Design 

http://rocketboards.org/foswiki/view/projects/cyclonevrgmiiexampledesign 

 

 

Setup Timing error path : TX_CLK_OUT_125 

 

 

I am trying the below( 9 paths); 

http://www.alteraforum.com/forum/showthread.php?t=46960 

 

 

It is look like timing violation. 

 

 

I want solve timing error. Please tell me about solve it. 

 

 

If anyone has any idea, please tell me. 

Thanks in advance.
0 Kudos
1 Reply
Mingyuexin
Beginner
160 Views

Have you solved this issue? I have the same timing violation and could not solve it.

Reply