Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18457 Discussions

Timing constraints to asynchronous output

SK_VA
Beginner
424 Views

I have outputs from one FPGA to another FPGA. Outputs are clocked out of one FPGA and is completely combinational in the other FPGA. Can I set false path to these outputs.

0 Kudos
4 Replies
a_x_h_75
New Contributor III
85 Views

Yes. Set false paths to any input or output signals that you don't need the timing analyser to consider.

 

Cheers,

Alex

SK_VA
Beginner
85 Views

Hi Thanks for the Reply.

 

How can we determine the signals that doesn't require timing analysis?

a_x_h_75
New Contributor III
85 Views

Any signal in to or out of the device that is asynchronous - i.e. doesn't have an associated clock.

 

Cheers,

Alex

SK_VA
Beginner
85 Views
Reply