Without seeing your design or clock constraints makes it difficult to help.The picture shows a long data delay so perhaps you have too much logic on those paths. No way to know for sure.
Looks like you have a large fan-out path thats causing the timing violations. In any case, can you describe what you're designing and also put in the constraints etc here so we can take a look at it.
Hi,Thank you for your reply, I have not written the design, the person who have written this code is retired now. I have written a short description of the design attached as pdf file and also the constraints which I have written are also attached. I want to increase the speed / frequency of algorithm. The algorithm in design is working fine at 164MHz clock without any constraints and I was able to run it at 190MHz with the attached constraints. Please let me know if you need further information.
Your original screenshot is missing the most important bits. 0 to 8 ns is just setting the stage. 8 to 15 is where the real action is.Also, you seem to be contradicting yourself. If it is working fine at 164 without any constraints and you were able to run it at 190 with the constraints, then how come your screenshot is showing a failure (-1.5 ns setup slack) at 172 MHz (1/5.814 ns)? Post the view of the second half of the timing path and the drawing in the "extra fitting information" tab.