Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.

Transceiver

Altera_Forum
Honored Contributor I
1,306 Views

hello  

i want to do a transceiver using QUARTUS 17.1 but i couldn't merge TX and RX pin in the same Block
0 Kudos
5 Replies
Altera_Forum
Honored Contributor I
67 Views

Hi, 

 

Can you elaborate on below points  

1.Are you using any IP ? Can you name it? 

2.Do you want to do loop back test? 

3.Which device are you using? 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Altera_Forum
Honored Contributor I
67 Views

i'm using stratix10. and i'm using stratix 10 L-tile/h-tile transceiver native phy ip

Altera_Forum
Honored Contributor I
67 Views

i found this solution in the guideline  

 

set_instance_assignment -name XCVR_RECONFIG_GROUP 1 –to  

tx[0] 

• set_instance_assignment -name XCVR_RECONFIG_GROUP 0 –to  

rx[0] 

 

but i dindn't know where i put thi solution in the design
Altera_Forum
Honored Contributor I
67 Views
Altera_Forum
Honored Contributor I
67 Views

ok i will check thank you

Reply