Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.
19699 Discussions

Unused voltage banks of Max 10

Lakshu_05
Beginner
127 Views

I am having few unused banks in 10M16SAU169C8G. Kindly let me know whether I can leave the pins floating or should I connect them to any voltage rail? If so, which voltage rail?

0 Kudos
3 Replies
FvM
New Contributor III
86 Views

Generally, refer to the MAX10 pin connection guidelines Intel® MAX® 10 FPGA Device Family Pin Connection Guidelines and Quartus *.pin file generated for your project. Don't float dedicated GND and VCCIO pins. All bank VCCIOs must be connected to a valid power supply level.

 

Regards

Frank

AqidAyman_Intel
Employee
60 Views

Hi Lakhsmi,


Thank you for the effort to reaching out Intel FPGA Community.


Yes, as Frank have explained, we would suggest you check the Pin Connection Guidelines for Intel Max 10 as per link provided.

There are some pins that need to be connected as per guidelines.


Regards,

Aqid


AqidAyman_Intel
Employee
33 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.



Reply