Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21324 Discussions

Using VGA with FPGA

Altera_Forum
Honored Contributor II
1,278 Views

Hey guys, 

 

I am relatively new to FPGAs. I'm trying to use my FPGA to output a VGA signal. At first, my screen kept entering power save mode, but I realized my timings were incorrect (vsync, hsync, etc). I needed a 25MHZ clock for 640x480 resolution but my board is only equipped with a 50MHZ clock. I created a PLL to generate a 25MHZ clock. Now, I am receiving the error "Auto adjust in progress". Any ideas as to how I can fix this problem?
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
524 Views

post some code - we'll have a look.

0 Kudos
Altera_Forum
Honored Contributor II
524 Views

TO_BE_DONE

0 Kudos
Altera_Forum
Honored Contributor II
524 Views

have you testbenched the code - does it conform to specs?

0 Kudos
Altera_Forum
Honored Contributor II
524 Views

We haven't used test benches. I think we are doing something wrong with the 'n_blank' and 'n_sync' signals.

0 Kudos
Altera_Forum
Honored Contributor II
524 Views

Well, a testbench would tell you that. It would make debugging much much easier.

0 Kudos
Reply