Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
New Contributor I
66 Views

WHY there're 2 addtional Brdiges between "PCIE Hard Code IP" and " EMIF DDR4 IP" in pcie desig ?

Hi,

 

I have a technical question regarding of "pcie avmm -> ddr4" logic path in "QSYS Interconnection".

 

When checking customer's PCIE AVMM Design for A10, I find their "PCIE -> DDR4" data path follows as below picture : pcie_ddr4_ep_g3x8_avmm256.png

This is a PCIe gen3x8 AVMM example case in A10SOC. my personal understanding is :

  • the "PCIE Hard IP core 's -> dma_rd(wr)_master" can connect to " emif_ddr4 's slave". that can satisfy the design.

 

WHY in customer's design, they insert two adstional Brdiges between PCIE Hard Code IP aand the EMIF DDR4 IP ?

 

the inserted two bridge are in picture :

"mm_clock_crossing_bridge_ddr4_a",

" pipe_stage_ddr4a_dimm " ?

 

I just wonder why they exist in here ? ANyone has explanation ?

 

Thanks

 

0 Kudos
4 Replies
Highlighted
Valued Contributor III
39 Views

Re: WHY there're 2 addtional Brdiges between "PCIE Hard Code IP" and " EMIF DDR4 IP" in pcie desig ?

You are correct. In most cases, you don't need to manually add bridges to a design like this. Clock crossing logic is added automatically to the interconnect when the system is generated. However, you may want to add a bridge manually like this for more control over how the clock crossing is implemented. As for the pipeline bridge, that is used to adjust the topology of a system (for example, aggregate multiple exported interfaces into one) or add pipeline stages to improve performance.

 

So the short answer is that these bridges are optional.

 

#iwork4intel

0 Kudos
Highlighted
New Contributor I
39 Views

Re: WHY there're 2 addtional Brdiges between "PCIE Hard Code IP" and " EMIF DDR4 IP" in pcie desig ?

Thanks @sstrell​  for detailed clarification.

 

Regarding of "Quartus Automatic Adding the internal bridge" vs "Customer defines the defined bridge", how could we compare and evaluate their performance difference, to decide which one to be used ? Do you have any idea ?

 

Thanks a lot ​

0 Kudos
Highlighted
Moderator
39 Views

Re: WHY there're 2 addtional Brdiges between "PCIE Hard Code IP" and " EMIF DDR4 IP" in pcie desig ?

Hi Sir,

From performance perspective, usually without the bridge is the best because the latency is decrease. The bridge is add for some other purpose like both master-slave clock use different clock domain, multiple master to single slave or vice versa. You may refer to the description of the bridge as explain in this document, all bridge added is for some purpose.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/nios2/edh_ed51007.pdf

0 Kudos
Highlighted
Moderator
36 Views

Re:WHY there're 2 addtional Brdiges between "...

We do not receive any response from you to the previous question/reply/answer that I have provided. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


0 Kudos