Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21345 Discussions

What are Altera BSDL instructions 2,3 and 4?

Altera_Forum
Honored Contributor II
‎08-25-2011 11:49 AM
1,189 Views

I am looking at an .svf programming file created by Quartus 13.2 and trying to understand what each SIR instruction does. Unfortunately I can't find any documentation for: 

 

SIR 10 TDI (002); 

 

which should mean load the instruction register with 10 bit hex value 0x002. The same question goes for instruction 3 and 4. 

 

Can anyone tell me what these instructions do?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎08-25-2011 01:15 PM
452 Views

I guess, you are referring to a specific device?

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎08-25-2011 01:18 PM
452 Views

The device is a cyclone3 ep3c55x484. 

 

Tim
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.