- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
In FPGA (stratix 10) transceiver user guide, it is mentioned that transceivers can be used for "integrated advanced highspeed
analog signal conditioning and clock data recovery circuits for chip-to-chip,
chip-to-module, and backplane applications."
Overall, I can imagine the different situations. But, I want to know, in specific, what is the exact definition. For example, I got the info that chip-to-chip means the electrical traces withing 20inches.
With Regards,
HPB
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Chee Pin,
Thanks for your explanation. I had a big doubt regarding chip to chip and chip to module interface. I got some satisfied answer after searching a lot. I am convinced by your answer. However, could you share any document/literature which I can consider as the document reference for above definitions?
With Regards,
HPB

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page