Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21207 Discussions

What is Cyclone 10 LP Configuration and programming method?

GS3345
Beginner
1,491 Views

Please check if the Cyclone 10 LP Configuration connection is correct.
I connected Cyclone 10 LP (10CL006YE144C8G) and EPCQ4ASI8N as shown in the circuit below. MSEL[2..0]=010 was set (based on 2.5V), VCCINT=1.2V, VCCA=2.5V, VCCD_PLL=3.3V, VCCIO=3.3V.
For JTAG, it was connected as shown in the circuit in the picture based on 3.3V.
For AS mode, EPCQ4ASI8N was connected based on 3.3V.

I configured the circuit as shown in the picture and tried programming through JTAG or ASX1 mode, but all failed. The writer used is "USB-Blaster" shown in the photo.
I don't know what I did wrong. Please give me advice on what the problem is with the circuit and how to program it using JTAG and AS mode.

thank you. 

GS3345_0-1702460815051.png

GS3345_1-1702460825870.png

GS3345_2-1702460848337.png

GS3345_3-1702460861938.png

GS3345_4-1702460867153.png

GS3345_5-1702460877769.png

 

 

 

 

 

 

Labels (1)
0 Kudos
4 Replies
FvM
Honored Contributor II
1,456 Views

Hi,
there's at least one serious fault. VCCD_PLL has to be connected to 1.2V rail.

Everything else looks correct at first sight. AS memory can be programmed through JTAG indirect method, generate .jic file with programming file converter tool, open it in Quartus programmer and write it to flash.

FvM_0-1702483903301.png

 

As first test for FPGA function, either try to write .sof file or perform FPGA autodetect in Quartus programmer.

0 Kudos
GS3345
Beginner
1,424 Views

Hi,

I'm going to try again following your advice.
Thank you for your help.
..

0 Kudos
FvM
Honored Contributor II
1,403 Views
Hi,
I fear the device is already damaged by excessive VCCD_PLL voltage.
0 Kudos
WZ2
Employee
1,279 Views

Besides addressing the issue with VCC_PLL, I also recommend pull down the TCK. Additionally, your USB Blaster II seems somewhat different from the one we commonly use. You can refer to the following link to confirm if the connection is correct: https://cdrdv2-public.intel.com/666496/ug-intel-fpga-download-cable-ii-683719-666496.pdf. Furthermore, if you provide me with the error messages from Quartus, it might offer more clues.


0 Kudos
Reply