- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Please check if the Cyclone 10 LP Configuration connection is correct.
I connected Cyclone 10 LP (10CL006YE144C8G) and EPCQ4ASI8N as shown in the circuit below. MSEL[2..0]=010 was set (based on 2.5V), VCCINT=1.2V, VCCA=2.5V, VCCD_PLL=3.3V, VCCIO=3.3V.
For JTAG, it was connected as shown in the circuit in the picture based on 3.3V.
For AS mode, EPCQ4ASI8N was connected based on 3.3V.
I configured the circuit as shown in the picture and tried programming through JTAG or ASX1 mode, but all failed. The writer used is "USB-Blaster" shown in the photo.
I don't know what I did wrong. Please give me advice on what the problem is with the circuit and how to program it using JTAG and AS mode.
thank you.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
there's at least one serious fault. VCCD_PLL has to be connected to 1.2V rail.
Everything else looks correct at first sight. AS memory can be programmed through JTAG indirect method, generate .jic file with programming file converter tool, open it in Quartus programmer and write it to flash.
As first test for FPGA function, either try to write .sof file or perform FPGA autodetect in Quartus programmer.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I'm going to try again following your advice.
Thank you for your help.
..
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I fear the device is already damaged by excessive VCCD_PLL voltage.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Besides addressing the issue with VCC_PLL, I also recommend pull down the TCK. Additionally, your USB Blaster II seems somewhat different from the one we commonly use. You can refer to the following link to confirm if the connection is correct: https://cdrdv2-public.intel.com/666496/ug-intel-fpga-download-cable-ii-683719-666496.pdf. Furthermore, if you provide me with the error messages from Quartus, it might offer more clues.
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page