Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
20548 Discussions

What's state of I/O pins in Cyclone V GX FPGA, during POR, Configuration, & Initialization state ?

kgupt8
Beginner
900 Views

In 2011 documentation i found it as tri state during POR and Configuration. But in Latest Documentation , there is flowchart that shows all I/O pins are weak Pull Up. PLease clarify the value of all I/O pins during the 3 states of POR,Config and Initialization?

0 Kudos
3 Replies
YuanLi_S_Intel
Employee
591 Views

Hi Kapil,

 

Weak Pull Up means that the I/O is in tri-state. Thus, all I/O pin are in tri-state during POR, Configuration.

 

Regards,

YL

0 Kudos
kgupt8
Beginner
591 Views

Thanks for clarifying. Can you please tell, After Configuration and till all Registers are initialized, do I/O pins remain in tri-state? ie the the first value output on I/O line is the initialized value after an I/O leaves tri-state? is that understanding correct?. having issues on board regarding power sequence implementation in cyclone V FPGA.

0 Kudos
YuanLi_S_Intel
Employee
591 Views

Hi Kapil,

 

Yes, unused IO will remain tri-state. May i know what is the problem with power sequence?

 

Regards,

YL

0 Kudos
Reply