Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

about Arria 10 CvP Initialization

Altera_Forum
Honored Contributor II
1,190 Views

https://alteraforum.com/forum/attachment.php?attachmentid=15791&stc=1  

 

Dear Friends! 

when I working on CvP confgures the FPGA fabric through the PCI Express® (PCIe) link ,I get the errors: 

ERROR:Timed out while waiting for CVP_CONFIG_READY == 0 

 

ERROR : Timed out while polling the PLD_CLK_IN_USE and USER_MODE bits 

 

 

the errors as you see on the picture.the vesion of the software which I use is 16.1 . the OS is windows 7. I cannot get more information about the errors on the line . 

Look forward to your reply!! 

 

 

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
382 Views

 

--- Quote Start ---  

https://alteraforum.com/forum/attachment.php?attachmentid=15791&stc=1  

 

Dear Friends! 

when I working on CvP confgures the FPGA fabric through the PCI Express® (PCIe) link ,I get the errors: 

ERROR:Timed out while waiting for CVP_CONFIG_READY == 0 

 

ERROR : Timed out while polling the PLD_CLK_IN_USE and USER_MODE bits 

 

 

the errors as you see on the picture.the vesion of the software which I use is 16.1 . the OS is windows 7. I cannot get more information about the errors on the line . 

Look forward to your reply!! 

 

 

 

 

--- Quote End ---  

 

is there anyone to konw it?
0 Kudos
Reply