array support

[Altera_Forum]

Hi, 

 is there a possibility to define an VHDL array so, that in an EPC3C55 the array uses the internal RAM cells. Actually the array uses only the logic elements.  Thanks  best  Jo

[Altera_Forum]

Use template for that. 

 Edit -> Insert Template... -> VHDL -> ...

[Altera_Forum]

Thank you Sokrates, 

 the hint was quiet good. But I have a problem. Let's tell you:  I have an external processor interface, where the array is filled with data. In my vhdl module I want to use this data for i.e. an arbitray generator. But when I try to read the data  (PhaseTime(15 downto 0) := unsigned(Data(Index+OFS_PHASE_Phasendauer+1));  the syntesis generates only logic modules and no ram.  best  Jo

[Altera_Forum]

Show more code, something is bad here... Use pastebin and copy the whole process stuff.

[Altera_Forum]

In order for the array to be synthesized into RAM blocks, it needs to meet the HDL template. 

 If your code is recognized by Quartus as such or if you are describing a behavior that can't be implemented by the M9K blocks, Quartus will not infer RAM and use logic elements instead.  If the problem is the later, Quartus might be giving you a warning.  See the coding guidelines. http://www.altera.com/literature/hb/qts/qts_qii51007.pdf