Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

i2c controller

Cyclone PS configuration failure during cold power up

Hough Transform (HT) for image processing

generating i2c in sopc

Problem with Dsp builder

Targetting different FPGAs with NIOS II Design

Network on Chip interface

ArriaGX compile times

Problems about DDR2!

Why is my PLL losing lock after i reconfigure it?

Managing multiple clock domains in verilog

Is cyclone II reconfigurable?

How to choose a specific PLL

vhdl code for alter megacore functions

Using CPLD/FPGA as a Timer

Featured Content

EPM3064ATC44-7N and EPM3064ATI44-10N

p0_pin_perst_n remains asserted when implementing GTS AXI Streaming intel FPGA IP for PCI Express

Deserializers in Agilex 3 series

Re: Quartus Prime Design Software - JTAG usage