Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

regarding DE0_NANO_QSYS.v file in Quartus II v13.0

ModelSim on Fedora 20

Very low speed of HPS after Preloader

Lacks of logic in DS-5 work processes

Avalon bridge question

MAX7000 programming question

partition reconfiguration---unsupported compiler-gnerated partition

Video Compression

Cyclone V and QSYSa)

Quartus II 12.0 : Timing closure and register retiming

Sending in/out images to FPGA DE0 nano

Configuring Cyclone IV E over serial interface problem

Altera PLL Reconfig + Attera PLL = don't work

Queries for Configuration Via PCIe in Arria V GX

DDR3 memory controller in Cyclone V

Featured Content

Quartus Prime Design Software - JTAG usage

p0_pin_perst_n remains asserted when implementing GTS AXI Streaming intel FPGA IP for PCI Express

EPM3064ATC44-7N and EPM3064ATI44-10N

Re: Download speed

Re: Quartus Prime Design Software - JTAG usage