Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

Altera Cyclone II DSP development board EP2C70F672C6

buy 2 altera de3-340

Keeping dts/dtb in sync with latest kernel ( sopc2dts, boardinfo xml)

Problem with PS Configuration Using USB Blaster Cyclone III - EP3C5E144I7N

Altera DE2 fpga board

How to active my float license

Dpd

how to build 4 serial inverters

FIR Compile II megafunction user guide

The question about signal propagate in trace or cable

stratix5 PLL minimum input clock speed

Self clocking FPGA?

multiprocessor: Share same variable

How fast can a FPGA sense?

Cyclone V SX Component for Altium Schematic Design

Featured Content

How could I understand “IOPLL could drive the lvds tx transmitter in adjacent bank"

Agilex 5 GTS Reset Sequencer Intel FPGA IP : what value to set to i_refclk_bus_out with a PCIe IP ?

AGILEX 7-I R-Tile PCIe Root port : Unsupported Request received after enumeration

Re: Assistance Required: Persistent Oscillation Issues on MAX10 LVDS Receiver Inputs

Re: Inquiry About DFFE Input/Output Connection in Quartus

Re: PCIe on Cyclone IV and Quartus Prime 24.1 Lite Edition

Re: EPCQ4A with Quartus 13.0

Re: Unused Transceivers in Arria 10