Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

History of interconnects and throughputs

CycloneIVE LVDS Repeater

DE2_WEB demo with Version 11.1

SOPC instantiation of clock signals

Advice on FPGA pin choice for a kit.

nios2-terminal and jtag

TimeQuest reporting paths between multiple LPM Divides

how to constrain unknown external clock?

MAX II CPLD UFM speed

compilation time

FPGA instability after reset

PLL Clock output through IO_MUX to a bidir pin

Fpga Image Display

pll Limitation

Interfacing STRATIX 3 FPGA with RS485 and RS232.

Featured Content

AGILEX5 - HPS-first - timeout waiting for RECONFIG_COMPLETED

10M04SCU324I7G - I/O timing

SDI pinning on Agilex 5

I350 igb driver failed with error -2

Request for the Product Lifecycle Status

Re: USB Blaster selection criteria

Solution: USB Blaster Driver for Windows 11 ARM