- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
HI there,
I am considering to use Cyclone 10 LP for LVDS communication. I am confused the information of official document for explaining the true LVDS transmitter at IO banks.
Although figure 73 description says the location indicates "Top and Bottom", both sides, the description about Figure 72, there is no mention about on the 'LEFT' side but only on "RIGHT" side banks. Does it mean that LEFT banks does not have true LVDS output buffer?
On below page,
"The Intel® Cyclone® 10 LP left and right I/O banks (row I/Os) support true LVDS transmitters. The top and bottom I/O banks support emulated LVDS transmitters with external resistors.
For the LVDS receiver, you require an external 100 Ω termination resistor between the two signals at the input buffer.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
True LVDS is a buffer built originally for LVDS(which by default comes together in pair, Rx and Tx buffer), while the other LVDS is an normal IO with paired buffer to form an LVDS like function.
regards,
Farabi
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello JL,
We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.
Regards,
Aqid Ayman
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page